

A Verified, Tape-Out-Ready DAC in Under 1 Hour: Experience ADONIS Architect at RHET 2026

Are you ready to see months of analog design effort compressed into the time it takes to drink your morning coffee? Silicon Technologies invites you to witness — and personally experience — a fundamental shift in how analog microelectronics are designed.

Join us for an exclusive, hands-on training session at RHET 2026, San Diego, Hilton DoubleTree Mission Valley, featuring **ADONIS Architect**, our AI-driven analog design solution. Backed by our library of verified cells, ADONIS Architect autonomously assembles, simulates, lays out, and fully verifies a 200MSPS 8-bit Digital-to-Analog Converter in the GlobalFoundries 12nm process in **under 1 hour** — start to finish.

This four-hour workshop gives you the time and space to go far beyond a simple demonstration. You will personally guide a design from specification to verified layout, explore the system's radiation hardness simulation capabilities, and experiment with design variations that would have taken a team of engineers weeks to evaluate. By the end of the afternoon, you will have a DAC ready for SOC integration and a hands-on understanding of the tool that is redefining analog design productivity.

What You Will Experience:

- A complete design run — schematic assembly, simulation, layout, DRC, LVS, parasitic extraction, and post-layout simulation — in under 1 hour
- Hands-on exploration of ADONIS Architect's radiation hardness prediction capabilities
- The freedom to experiment with design variations in the time traditionally spent on a single iteration

Event Details: Date & Time: Monday, November 2, 2026 | 1:00 PM – 5:00 PM

(Afternoon refreshments provided)

Location: RHET 2026 Conference - [San Diego, Hilton DoubleTree Mission Valley](#)

Equipment: All equipment provided, including online access to the Cadence Design Tool Suite. You may bring your own laptop — please notify us in advance so we can ensure your setup is ready. **Prerequisites:** Basic familiarity with DAC principles. Architecture reference materials available upon request prior to class.

Seating is strictly limited. Reserve your spot early!

RSVP: Chris Palmer | cplamer@silicontechnologiesinc.com